0

FreeRTOS v8.2.0 for Cadence Tensilica Xtensa processors (v1.4.2)

Rabih Chrabieh

April 28, 2015 20:58

None

Follow

This contributed kernel port and demo/test suite is for all Cadence Tensilica Xtensa processors.  To install, extract the files onto the directory where you have already extracted FreeRTOS.  You can find the makefile and readme in the <FreeRTOS>/Demo/Xtensa_XCC directory.  Build it using xt-make (included in the command line tools in the SDK available from Cadence).  The build can be targeted to run on the simulator included in the SDK, or on several Xilinx FPGA boards.  For more information about Xtensa processors, including a link to request a trial SDK, go to http://ip.cadence.com/ipportfolio/tensilica-ip or contact your local Cadence sales representative.

This port was developed by Nestwave (contact [_at_] nestwave.com)

XTENSA_1.4.2_FreeRTOS_V8.2.0.zip

• Facebook
• Twitter
• LinkedIn

2 comments

• 0
  
  Rabih Chrabieh April 28, 2015 21:12

  Large and small projects, containing all necessary FreeRTOS source code, and that can be directly imported into Xplorer (use Import as Xtensa project).

  For small project, if you only import source files, you should define symbol (-D) SMALL_TEST to 1.

   

• 0
  
  Rabih Chrabieh April 28, 2015 21:17

  Optional trace and benchmarking utilities by Nestwave. In order to use them, overwrite the files with the same name (same path) with these patch files.